Articles

Simulation and Formal Verification for Improving Safety of PLC Programs

Published:
2016-09-14
Authors
View
Keywords
License

Copyright (c) 2016 by the authors

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How To Cite
Selected Style: APA
Galvão, J., & Machado, J. (2016). Simulation and Formal Verification for Improving Safety of PLC Programs. Recent Innovations in Mechatronics, 3(1-2.), 1-6. https://doi.org/10.17667/riim.2016.1-2/9.
Abstract

The use of analysis techniques for improving quality of software for industrial controllers is widely used. Mainly Simulation and Formal Verification can be used as complementary techniques improving dependability of mechatronic systems behavior. In this paper there are used Simulation and Formal Verification for guaranteeing safe software for Programmable Logic Controllers, mainly related with using Function blocks of IEC 61131-3 standard. For studying, simulating and verifying behavior of those blocks are used timed automata, as modeling formalism, and UPPAAL, as tool for simulation and Formal Verification purposes.

Database Logos